Translator disclaimer

Several architectures have been proposed to enhance point-to-point architectures with the addition of multiple bus systems. In particular, we consider an architecture for a massively parallel system where processors arc connected solely by buses. These architectures can use the power of bus technologies, providing a way to interconnect much more processors in a simple and efficient manner. In this paper we model the so-called bus interconnection networks (BINs) by a hypergraph. We consider the gossip operation in the various proposed architectures. We focus on the hyperpath, the d-dimensional hypergrid, the hyperring, and the d -dimensional hypertorus architectures and we give corresponding algorithms for the gossiping operation. Some lower bounds are also derived.

Additional information

Author information

A. FERREIRA

Partially supported by the PRC C3 and ANM or the French CNRS

GOLDMAN VEL LEJBMAN

S. W. SONG

Supported by FAPESP (Fundaçāo de Amparo à Pesquisa do Estado dc Sāo Paulo)-Proc. No. 93/0603-1 and 94/4544-2, CNPq (Consclho Nacional de Desenvolvimento Cientifico e Tecnológico)-Proc. No. 523112/94-7 and PROTEM II, and Commission of the European Communities through Project 1TDC-207.